Coursera
Coursera Logo

UIUC - VLSI CAD Part II: Layout 

  • Offered byCoursera

VLSI CAD Part II: Layout
 at 
Coursera 
Overview

Duration

24 hours

Start from

Start Now

Total fee

Free

Mode of learning

Online

Difficulty level

Intermediate

Official Website

Explore Free Course External Link Icon

Credential

Certificate

VLSI CAD Part II: Layout
 at 
Coursera 
Highlights

  • 20% got a tangible career benefit from this course.
  • 50% got a pay increase or promotion.
  • Earn a shareable certificate upon completion.
Details Icon

VLSI CAD Part II: Layout
 at 
Coursera 
Course details

More about this course
  • You should complete the VLSI CAD Part I: Logic course before beginning this course.
  • A modern VLSI chip is a remarkably complex beast: billions of transistors, millions of logic gates deployed for computation and control, big blocks of memory, embedded blocks of pre-designed functions designed by third parties (called ?intellectual property? or IP blocks). How do people manage to design these complicated chips? Answer: a sequence of computer aided design (CAD) tools takes an abstract description of the chip, and refines it step-wise to a final design. This class focuses on the major design tools used in the creation of an Application Specific Integrated Circuit (ASIC) or System on Chip (SoC) design. Our focus in this part of the course is on the key logical and geometric representations that make it possible to map from logic to layout, and in particular, to place, route, and evaluate the timing of large logic networks. Our goal is for students to understand how the tools themselves work, at the level of their fundamental algorithms and data structures. Topics covered will include: technology mapping, timing analysis, and ASIC placement and routing.
  • Recommended Background:
  • Programming experience (C, C++, Java, Python, etc.) and basic knowledge of data structures and algorithms (especially recursive algorithms). An understanding of basic digital design: Boolean algebra, Kmaps, gates and flip flops, finite state machine design. Linear algebra and calculus at the level of a junior or senior in engineering. Elementary knowledge of RC linear circuits (at the level of an introductory physics class).
Read more

VLSI CAD Part II: Layout
 at 
Coursera 
Curriculum

Orientation

Welcome and Introduction

Two Tools Tutorial

Syllabus

Tools For This Course

Demographics Survey

Basics

Wirelength Estimation

Simple Iterative Improvement Placement

Iterative Improvement with Hill Climbing

Simulated Annealing Placement

Analytical Placement: Quadratic Wirelength Model

Analytical Placement: Quadratic Placement

Analytical Placement: Recursive Partitioning

Analytical Placement: Recursive Partitioning Example

Week 1 Overview

Week 1 Assignments

Technology Mapping

Technology Mapping Basics

Technology Mapping as Tree Covering

Technology Mapping?Tree-ifying the Netlist

Technology Mapping?Recursive Matching

Technology Mapping?Minimum Cost Covering

Technology Mapping?Detailed Covering Example

Week 2 Overview

Week 2 Assignments

Problem Set #1

ASIC Routing

Routing Basics

Maze Routing: 2-Point Nets in 1 Layer

Maze Routing: Multi-Point Nets

Maze Routing: Multi-Layer Routing

Maze Routing: Non-Uniform Grid Costs

Implementation Mechanics: How Expansion Works

Implementation Mechanics: Data Structures & Constraints

Implementation Mechanics: Depth First Search

From Detailed Routing to Global Routing

Week 3 Overview

Week 3 Assignments

Problem Set #2

Timing Analysis

Basics

Logic-Level Timing: Basic Assumptions & Models

Logic-Level Timing: STA Delay Graph, ATs, RATs, and Slacks

Logic-Level Timing: A Detailed Example and the Role of Slack

Logic-Level Timing: Computing ATs, RATs, Slacks, and Worst Paths

Interconnect Timing: Electrical Models of Wire Delay

Interconnect Timing: The Elmore Delay Model

Interconnect Timing: Elmore Delay Examples

Week 4 Overview

Week 4 Assignments

Problem Set #3

Final Exam

Problem Set #4

Final Exam

End of Course Survey

VLSI CAD Part II: Layout
 at 
Coursera 
Admission Process

    Important Dates

    May 25, 2024
    Course Commencement Date

    Other courses offered by Coursera

    – / –
    3 months
    Beginner
    – / –
    20 hours
    Beginner
    – / –
    2 months
    Beginner
    – / –
    3 months
    Beginner
    View Other 6715 CoursesRight Arrow Icon

    VLSI CAD Part II: Layout
     at 
    Coursera 
    Students Ratings & Reviews

    4.5/5
    Verified Icon2 Ratings
    K
    Kalyan Sripadam
    VLSI CAD Part II: Layout
    Offered by Coursera
    5
    Other: It's very course for backend designers for placement to static timing analysis. Actually you will learn about the what is placement and routing & also you find algorithms of the placer and router ..how it is calculated on what basis...Timing thing is a very important.
    Reviewed on 16 Oct 2020Read More
    Thumbs Up IconThumbs Down Icon
    P
    Punithkumar K P
    VLSI CAD Part II: Layout
    Offered by Coursera
    4
    Other: It's really enhance my skills and boosted my confidence
    Reviewed on 15 Oct 2020Read More
    Thumbs Up IconThumbs Down Icon
    View All 2 ReviewsRight Arrow Icon
    qna

    VLSI CAD Part II: Layout
     at 
    Coursera 

    Student Forum

    chatAnything you would want to ask experts?
    Write here...